Development of methods to improve the efficiency of physical design of clock tree in integrated circuits